

#2
2-1302

S/N Unknown

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Youfeng Wu et al.

Examiner: Unknown

Serial No.: Unknown

Group Art Unit: Unknown

Filed: Herewith

Docket: 884.570US1

Title: RUN-AHEAD PROGRAM EXECUTION WITH VALUE PREDICTION

10/017793
10/017793
12/12/01



INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants further request that a copy of the 1449 form, initialled by the Examiner to indicate that all listed citations have been considered, be returned with the next official communication.

Under 37 C.F.R. § 1.97(b)(3), it is believed that no fee or certificate is required with this Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge any additional fees or credit any overpayment to Account No. 19-0743.

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

YOUFENG WU ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 349-9592

Date Dec. 12, 2001

By Ann M. McCrackin

Ann M. McCrackin
Reg. No. 42,858

"Express Mail" mailing label number: EL873859295US

Date of Deposit: December 12, 2001

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to The Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

| | | |
|---|------------------------------|--------------------|
| Form 1449* | Atty. Docket No.: 884.570US1 | Serial No. Unknown |
| INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary) | Applicant: Youfeng Wu et al. | |
| | Filing Date: Herewith | Group: Unknown |

U.S. PATENT DOCUMENTS

| **Examiner Initial | Document Number | Date | Name | Class | Subclass | Filing Date If Appropriate |
|--------------------|-----------------|------|------|-------|----------|----------------------------|
|--------------------|-----------------|------|------|-------|----------|----------------------------|

FOREIGN PATENT DOCUMENTS

| **Examiner Initial | Document Number | Date | Country | Class | Subclass | Translation Yes No |
|--------------------|-----------------|------|---------|-------|----------|----------------------|
|--------------------|-----------------|------|---------|-------|----------|----------------------|

OTHER DOCUMENTS

(Including Author, Title, Date, Pertinent Pages, Etc.)

| **Examiner Initial | |
|--------------------|--|
| | Collins, J.D., et al., "Speculative Precomputation: Long-range Prefetching of Delinquent Loads", <u>IEEE/ISCA</u> , 12 p., (2001) |
| | Fu, C., et al., "Value Speculation Scheduling for High Performance Processors", <u>ASPLOS VII</u> , pp. 262-271, (1998) |
| | Lipasti, M.H., et al., "Value Locality and Load Value Prediction", <u>ASPLOS VII</u> , pp. 138-147, (1996) |
| | Luk, C., "Tolerating Memory Latency through Software-Controlled Pre-Examination in Simultaneous Multithreading Processors", <u>IEEE/ISCA</u> , 12 p., (2001) |
| | Purser, Z., et al., "A Study of Slipstream Processors", <u>IEEE/ACM Int'l. Symp. on Microarch., Proc. 33rd Annual</u> , pp. 269-280, (2000) |
| | Wang, K., et al., "Highly Accurate Data Value Prediction", <u>IEEE/ACM Int'l Symp. on Micro Arch., Proc. 30th Annual</u> , pp. 358-363, (1997) |
| | Zilles, C., et al., "Execution-based Prediction using Speculative Slices", <u>IEEE/ISCA</u> , 12 p., (2001) |
| | Zilles, C.B., et al., "Understanding the Backward Slices of Performance Degrading Instructions", <u>ISCA Int'l Symp. of Comp. Architecture</u> , pp. 172-181, (2000) |

Examiner

Date Considered

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

10/017793
12/13/01